Lukáš Kekely (DynaNIC) will explore how RTE Flow groups enable application-specific pipelines on FPGA SmartNICs—achieving wirespeed performance without sacrificing developer control. 🔗 hubs.la/Q03gF2qM0 #DPDK #RTEFlow #FPGA #SmartNIC
0
2
4
181
1
Download Image