Reyansh @Reyyyansh
Joined May 2025-
Tweets16
-
Followers5
-
Following20
-
Likes25
should i go dark mode or this looks fine? a full hero section with everything , going to add a footer to it and call it a day for today for frontend
Brand new try , how does it look ?
Building something that you may not have realised existed; have you ever considered that hardware can be attacked in the same way that software can? You will get to know. Soon.....
Can we simulate a ring oscillator without adding a delay? I've been stuck on this since the morning. Anyone is having any idea how to do this in verilog.....
Guys i published my first ever blog on medium , it's on rate limiters and implementing two kinds of such from scratch! link below
🚨 Built a custom I²C Master in SystemVerilog from the protocol up. ✅ START/STOP control ✅ 7-bit addressing ✅ R/W ops + ACK/NACK ✅ Open-drain SDA logic ✅ FSM + parameterized timing 🧪 Verified via waveform simulation 🔗 GitHub: github.com/Reyansh17/I2c
Websockets : a classical issue faced when coding in a high level language , you dont have control over EVERYTHING you declare an what goes on under the hood , this is why real programmers love c/c++ and rust has become so popular But this encapsulation is good for beginners! 🧵👇
Websockets : a classical issue faced when coding in a high level language , you dont have control over EVERYTHING you declare an what goes on under the hood , this is why real programmers love c/c++ and rust has become so popular But this encapsulation is good for beginners! 🧵👇 https://t.co/mzNSb4OnyH
Built a FIFO buffer in SystemVerilog! 🔹 16-entry memory 🔹 Push/Pop logic 🔹 Empty/Full flags 🔹 Overrun/Underrun detection 🔹 Threshold alerts 🔹 Simulated in Vivado Code: github.com/Reyansh17/FIFO
made a basic chat app , plan to add many more features to it!
ok so as i have lost my first thread which i wrote and need to write this again if you see this please do like and repost if you feel like its worth it , Peace thread starts below🧵👇
💔 Not Happy with this #Ceasefire -Who is gonna answer 26 victim families....? -Who gonna answer jawan families, who sacrificed their life in this incomplete w@r? #IndianArmy
Sitting a few km from the Line of Control, I am hearing loud bangs of artillery shells and mortar bombs. Time now is 1942h, more than 2.5 hours after beginning of the cessation of firing announcement. Ganesha Willing, will record the sounds and share later
ProVLogic VLSI @provlogic
22 Followers 314 Following Hello Chipmates🙌🏽 ProV Logic is just designed for you to Crack your success in VLSI✨ Advanced Training + Internship + Placement Guarantee💯.. Follow us
Rakshit Aggarwal @RAggarwal04
1 Followers 48 Following
A @areannn0
4 Followers 27 Following
Akash @keepingIt100a
266 Followers 2K Following All about coding, music and cricket | Full Stack Web Dev | Open for Freelance opportunities
Rakshit Aggarwal @RAggarwal04
1 Followers 48 Following
D4rsh🦅 @d4rsh_tw
5K Followers 481 Following Baby polymath | ✉️: [email protected] Blog: https://t.co/lPWKTxJGt7
Avik Chatterjee @just_avik
4K Followers 2K Following i hate binaries / CS deep dives @CSNoBSdotcom / asian football @MBFT89 / works in highlights tab
Manu Arora @mannupaaji
37K Followers 454 Following Creator of https://t.co/4eCBc4SkTV • https://t.co/GXRENaQcD7 • https://t.co/PkkEhWV85l I run a web dev studio @aceternitylabs. Teaching frontend → https://t.co/XiIcvTyoR1
learnVLSI @learnVLSI
166 Followers 0 Following
VLSICHIP Technologies @ChipVlsi
351 Followers 0 Following VLSICHIP and our existence here driving the dissemination of knowledge in the silicon brain development through very high quality training.
Synopsys @Synopsys
23K Followers 2K Following Synopsys is the leader in engineering solutions from silicon to systems. Powering innovation today that ignites the ingenuity of tomorrow.
VLSI Interview Q&A @vlsiinterviewqa
392 Followers 10 Following MUST READ Questions with Answers for your VLSI, ASIC, FPGA, Circuit Design & Verification position Interviews.
VLSI Design Conferenc... @VLSIDCon
514 Followers 136 Following 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems | 3rd -7th January 2026 | Pune
FutureWiz @FutureWiz_vlsi
104 Followers 1 Following FutureWiz is an offshoot of Truechip Solutions Pvt. Ltd. FutureWiz provides training courses on Advanced VLSI Design, Verification and Physical Design.
John McMaster @johndmcmaster
15K Followers 169 Following IC reverse engineering, #mtvre, CTO @LabsmoreLLC https://t.co/kTAlHvruKe https://t.co/ICN8cRMGIi
Enjoy Digital @enjoy_digital
10K Followers 531 Following Playing/Experimenting with FPGAs, trying to do something useful but also sharing the useless things done in the process :)
VLSI System Design (V... @VLSISystemDes
2K Followers 1K Following Journey toward Chip Design @ $0 begins !!
IEEE Symposium on VLS... @VLSI_2025
3K Followers 190 Following The 2025 Symposium on VLSI Technology & Circuits delivers a unique convergence of technology & circuits for the microelectronics industry.
vlsi expert @vlsi_expert
2K Followers 21 Following Be Expert by Expert. Our Moto is to fill gap between Academic and Industry. We work on Basic Building blocks and in reality. We believe in working together.
Akash @keepingIt100a
266 Followers 2K Following All about coding, music and cricket | Full Stack Web Dev | Open for Freelance opportunities
kshitij vaze @VazeKshitij
5K Followers 1K Following Embedded Systems monk fueled by coffee, coding, football, and finance. Writing software for chips by day, yelling at the TV during Man United games by night.
Pranjal Bora 🧭 @Crypto_Pranjal
193K Followers 1K Following Living on-chain, degening full-time and vibing with the market.Trends for United States
You might like
