We’re Hiring – Design Verification Engineer Join our growing VLSI team in Bangalore and work on cutting-edge verification projects. #DesignVerification #VLSIJobs #BangaloreJobs #HiringNow #ASICVerification #SystemVerilog #UVM #ChipDesign #TechHiring #WeAreHiring #Speraspect

AI-Enhanced Chip Design: Pioneering the Future at DAC 2025 semiwiki.com/events/360870-… #AI #EDAPlatforms #LLM #Systemverilog

Chip Agent: Revolutionizing Chip Design with Agentic AI semiwiki.com/events/360821-… #ChipAgents #DACtv #MermaidJS #OpenAI’sSWE-bench #Systemverilog

Reminder: DVCon U.S. 2026 Call for Papers – Sept 7th Deadline Approaching! blogs.sw.siemens.com/verificationho… #DVCon #systemverilog #verification #SemiEDA

Moving Beyond RTL at #62DAC semiwiki.com/eda/360104-mov… #AIAgents #C++ #GenAi #Hls #Python #Rtl #Systemc #Systemverilog #Uvm

#mastervlsi #Semiconductor #VLSI #ASIC #FPGA #Microelectronics #ChipDesign #IntegratedCircuits #ElectronicEngineering #SemiconductorIndustry #HardwareDesign #DigitalDesign #AnalogDesign #CircuitDesign #SystemVerilog #Verilog #VHDL #RTLDesign #PhysicalDesign #ASICVerification

We are delighted to add SystemVerilog for New Designers to the Doulos self-paced training portfolio! This course is designed to help you gain the essential skills for FPGA and ASIC design. Find out more below! doulos.com/training/soc-d… #doulostraining #systemverilog

We're hiring a Senior #DigitalVerification Engineer. Bring your #SystemVerilog + #UVM skills to Ciena and help us validate the brains behind the world's fastest networks. 📍Pittsford, NY. Apply now: ciena.careers/zqq-2 #CienaCareers bit.ly/44EOp0W

Controller, FLASH memory, RAM and address latch. Everything implemented inside #MAX10 FPGA. 80C52 softcore, 8kB ROM for code and 32kB RAM all implemented inside FPGA. #vhdl #fpga #softcore #80C52 #27c64 #62C256 #altera #verilog #systemverilog #80C51 #ASCIIART #atmel #microchip

#10M08SAM153 #FPGA running with on-chip 16kB program memory and 16kB RAM BASIC-52 with I2C and SFR functions. Bluetooth serial port. #ASCIIART at 12MHz took 45.04 seconds. DIP40 board size. #intel #altera #max10 #mcs8051 #BASIC52 #cpld #vhdl #verilog #systemverilog #80C52

keyboard_arrow_left Previous keyboard_arrow_right Next

BASIC-52 running on QMTECH EP4CE15 at 50MHz with Bluetooth serial port 115200 baud. We can easily connect to android or iOS devices. #ASCIIART in 10.58 seconds. Configuration flash EPCS16 used. #intel #BASIC52 #ep4ce15f23 #quartus #vhdl #verilog #systemverilog #mcs8051 #i2c #sfr

keyboard_arrow_left Previous keyboard_arrow_right Next

BASIC-52 running on DE0-NANO at 50MHz. #ASCIIART 10.56 seconds. BASIC-52 + I2C and SFR functions implemented with 16kB program memory and 4kB XRAM. Board power provided by USB-TTL module. 115200 baud. #EP4CE22F17 #CYCLONE #ALTERA #INTEL #BASIC52 #VHDL #VERILOG #SYSTEMVERILOG

keyboard_arrow_left Previous keyboard_arrow_right Next

I'm learning about #SystemVerilog design and synthesis. This is the workflow I use for SV Sythesizing with @YosysHQ and Slang: medium.com/@gerardohuerta… Hopefully you will find this blog helpful if you want to get into SV design for ice40 #FPGA

🚀 Chip complexity is exploding- Enter Verification Engineering: where CS meets VLSI. 🧠 Learn UVM, SystemVerilog, ABV & Formal 💻 Build smart testbenches, automate with Python/AI 📚 I'm exploring this at ISRO. Let’s connect!#VLSI #UVM #SystemVerilog #Verification