Several talks in one. #eda #asic #fpga #hdl Can't share enough. Thanks for the great talk Rice! youtu.be/R2ak8KVo0F0
1
0
5
399
6
@pipelinec_hdl Great talk! Aren't timing constraints of Vivado useful to implement wave pipelining?