XOR gate using a 2:1 MUX: vlsiinterviewquestion.com/?p=277
0
0
0
0
0