Picture

Chisel @chisel_lang

Chisel/FIRRTL Hardware Compiler Framework chisel-lang.org Joined August 2013
  • Tweets
    255
  • Followers
    2K
  • Following
    30
  • Likes
    206
Chisel retweeted
firesimproject Profile Picture

FireSim @firesimproject

3 years ago

Do you have a cool project using or building on FireSim or Chipyard? Submit a talk to the First FireSim and Chipyard User/Developer *Workshop*, co-located with @ASPLOSConf 2023 on March 26, 2023! Learn more and submit your work here: fires.im/workshop-2023/

Chisel retweeted
firesimproject Profile Picture

FireSim @firesimproject

3 years ago

Less than 24 hours until our FireSim, Chipyard, and Hammer tutorial at @ISCAConfOrg! As usual, in-person attendees will be given free @awscloud EC2 F1 instances to run these tools hands-on! 1/3

firesimproject Profile Picture

FireSim @firesimproject

3 years ago

Less than 24 hours until our FireSim, Chipyard, and Hammer tutorial at @ISCAConfOrg! As usual, in-person attendees will be given free @awscloud EC2 F1 instances to run these tools hands-on! 1/3

Chisel retweeted
firesimproject Profile Picture

FireSim @firesimproject

3 years ago

Local FPGA support (@XilinxInc U250) and distrib SW sims are coming to FireSim this week! @KarandikarSagar and @NayiriKr will cover these features at OSCAR 2022 at @ISCAConfOrg on Saturday. Thanks to great work by @davidbiancolin @abejgonza @TimSnyderATX! oscar-workshop.github.io/Program.html

Chisel retweeted
carlosedp Profile Picture

Carlos Eduardo (@[email protected]) @carlosedp

3 years ago

Get involved and learn more about @chisel_lang, check out the site at chisel-lang.org and @MartinSchoeberl free book at github.com/schoeberl/chis…. Also notebooks.gesis.org/binder/jupyter… for an interactive lab.

Chisel retweeted
SiFive Profile Picture

SiFive @SiFive

3 years ago

Join us next Tuesday, April 19 at the CHIPS Alliance Spring Event to hear from Jack Koenig, senior staff engineer at SiFive, and other industry experts on open innovation. #RISCV #NoLimits

CHIPSAlliance Profile Picture

CHIPSAlliance @CHIPSAlliance

4 years ago

Join us next Tuesday, April 19 at the CHIPS Alliance Spring Event to hear from Jack Koenig, senior staff engineer at SiFive, and other industry experts on open innovation. #RISCV #NoLimits

Chisel retweeted
ToddMAustin Profile Picture

Todd Austin @ToddMAustin

4 years ago

I'm glad to share our upcoming DATE-2022 paper titled "Twine: A Chisel Extension for Component-Level Heterogeneous Design". Twine is a Chisel HDL extension for heterogeneous design. Source code release is here: github.com/Twine-Umich/Tw…, paper is here: bit.ly/3IrvV65.

Chisel retweeted
carlosedp Profile Picture

Carlos Eduardo (@[email protected]) @carlosedp

4 years ago

Happy to say I have a fully working C program running on ChiselV, my RV32I @risc_v processor. Wrote a simple library (like an Arduino) to access the GPIO and Timer. Can’t be more satisfied! 🎉 Now, on to having a serial interface! #RISCV #ChiselV github.com/carlosedp/chis…

Chisel retweeted
carlosedp Profile Picture

Carlos Eduardo (@[email protected]) @carlosedp

4 years ago

Thrilled that the sample program from “Digital Design and Computer Architecture” book by Sarah and David Harris now works on ChiselV, my RISC-V core! Chisel is great to build and test hardware designs. @risc_v @chisel_lang #RISCV github.com/carlosedp/chis…

Chisel retweeted
risc_v Profile Picture

RISC-V International @risc_v

4 years ago

The @CHIPSAlliance Fall Workshop is starting shortly but there is still time to register. There are some great #RISCV presentations so don't miss it. events.linuxfoundation.org/chips-alliance…

Chisel retweeted
SiFive Profile Picture

SiFive @SiFive

4 years ago

Join Jack Koenig, Engineer at SiFive, for an update on next-gen SoC design using the Chisel hardware construction language at the @CHIPSAlliance workshop on October 12. Learn more and register here: hubs.la/H0YYswk0 #riscv #sifive #opensource #chipdesign

Chisel retweeted
CHIPSAlliance Profile Picture

CHIPSAlliance @CHIPSAlliance

4 years ago

Don’t miss Jack Koenig of @SiFive's session “Chisel Advances for Next-gen SoC Designs” at the CHIPS Alliance Fall Workshop on Oct. 12. Check out the schedule and register today: bit.ly/2WNSrEb

Chisel retweeted
carlosedp Profile Picture

Carlos Eduardo (@[email protected]) @carlosedp

4 years ago

Can't wait for the workshop and @jackakattack session. I've been playing with the latest @chisel_lang version and it's amazing.

CHIPSAlliance Profile Picture

CHIPSAlliance @CHIPSAlliance

4 years ago

Can't wait for the workshop and @jackakattack session. I've been playing with the latest @chisel_lang version and it's amazing.

Chisel retweeted
jackakattack Profile Picture

Jack @jackakattack

4 years ago

Don't miss my talk on new features in [upcoming] Chisel 3.5 next Tuesday (Oct. 12) at 8:45 am Pacific Time!

CHIPSAlliance Profile Picture

CHIPSAlliance @CHIPSAlliance

4 years ago

Don't miss my talk on new features in [upcoming] Chisel 3.5 next Tuesday (Oct. 12) at 8:45 am Pacific Time!

Trends for United States

GiveRep V1
1.179 posts
Karen
90,8 B posts
Good Saturday
18 B posts
Rachel
77,8 B posts
Chiefs
205 B posts
FKJD FANDAY24 SG
156 B posts
#SaturdayVibes
1.669 posts
Chargers
122 B posts
Ken Dryden
4.950 posts
AJ Lee
262 B posts
Mahomes
69,1 B posts
Herbert
58,6 B posts
#MarvelTokonFightingSouls
#OverstockIsBack
Big Brother
25 B posts
Bader
16,6 B posts
Kelce
42,1 B posts
Worthy
56,3 B posts
Jarritos
1.249 posts
Rose Garden
29,7 B posts

You might like

A non-profit, global organisation where hardware and software designers collaborate in the development of open source cores, related IP, tools and software.
OpenHW Foundation
@OpenHWFdn
4K Followers
lowRISC® is a not-for-profit engineering company that creates and maintains commercial-grade open silicon designs through its collaborative Silicon Commons
lowRISC
@lowRISC
7K Followers
RISC-V International is the non-profit home of the open standard RISC-V Instruction Set Architecture (ISA), related specifications, and stakeholder community.
RISC-V International
@risc_v
32K Followers
Sign up to our newsletter! https://t.co/IAGqTf45DB
YosysHQ
@YosysHQ
3K Followers
Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.
Antmicro
@antmicro
5K Followers
FPGA design engineer and blogger, placing particular emphasis on test and formal verification
Zip CPU
@zipcpu
8K Followers
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute. With SiFive, RISC-V has no limits!
SiFive
@SiFive
14K Followers
A joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.
PULP Platform
@pulp_platform
7K Followers
@TheOfficialACM Special Interest Group on Microarchitecture (tweets by @_cgiannoula_)
SIGMICRO
@ACMSIGMICRO
2K Followers
Playing/Experimenting with FPGAs, trying to do something useful but also sharing the useless things done in the process :)
Enjoy Digital
@enjoy_digital
10K Followers
Open Source Hardware Geek
Tim 'mithro' Ansell
@mithro
6K Followers
mostly about open source FPGA tools and chip design tools
Edmund Humenberger
@ico_TC
9K Followers
Diagrams for Engineers https://t.co/SWk8zcsQTW https://t.co/rYrHOGpDQU https://t.co/mqrR3nXf0j
WaveDrom
@wavedrom
3K Followers